

Le9662 Dual Subscriber Line Interface Circuit miSLIC™ Series

Product Brief

Octobor 2012

Features

- Economical, fifth-generation line interface solution for VoIP processors and SoCs
- Dual Channel Architecture
- Single port 4-wire interface control (ZSI)
 - Compatible with numerous VoIP processors and SoC solutions
 - Less expensive isolation than multi-port control
 - Simplifies board routing
- VoicePath SDK and VP-API-II Software available to implement FXS functions
- VeriVoice Professional Test Suite Software
 - Comprehensive subscriber loop testing, including *Telcordia GR-909-CORE / TIA-1063* diagnostic testing
 - · Industry leading advanced test software
- VeriVoice Manufacturing Test Package (VVMT)
 - Facilitates factory testing and calibration of assembled boards
- Low cost, Energy Efficient Shared Switching Regulator Architectures
 - Dual Output power supplies
 - Integrated battery switches
 - Up to 70 V_{RMS} open circuit ringing with 5 REN load
- Low cost, 2-Layer PCB Reference Designs
- Complete Wideband BORSCHT functionality
- Worldwide Programmability
- Per channel Narrowband or Wideband
 operation

Applications

- DSL Residential Gateways and Integrated Access Devices (IADs)
- Cable Embedded Multimedia Terminal Adapters (eMTAs)
- PON Single Family Units (SFU)
- Fiber-to-the-premise (FTTX) solutions

Document ID# 1470	version z	Version 2					
Ordering Information							
Device OPN	Device Type	Package	Packing				
Le9662WQCT Le9662WQC	SLIC, BBABS/FBABS SLIC, BBABS/FBABS	56-pin QFN 56-pin QFN	Tape&Reel Tray				

Vorcion 2

These Green packages meet RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.

Description

Documont ID# 147600

The miSLIC[™] Line Circuits together with a VoIP processor or SoC, provides an economical turn-key solution for derived voice applications. The miSLIC devices are controlled by a VoIP processor or SoC through a simple, single serial interface.

The dual channel Le9662 miSLIC device uses energy efficient shared power supply topologies for reduced BOM cost. The Le9662 can be configured for patent-pending shared Buck-Boost Automatic Battery Switching (BBABS) or for shared Flyback ABS (FBABS) operation. Ringing and system power management are supported to limit the peak power requirements of each telephone line FXS port. The dual channel Le9662 features wideband clarity and complete BORSCHT functionality.

Manufacturing self test and subscriber line diagnostics are available features. All AC, DC, and power parameters are programmable making the Le9662 device suitable for any short loop application requiring SLIC functionality.




Figure 1 - Le9662 Block Diagram



Selected Electrical Specifications

Description		Symbol	Test Conditions	Min	Тур	Max	Unit
Ambient Temperature, under Bias		T _A		-40		+85	°C
Digital and Analog Supply Voltages		DVDD, AVDD		3.135	3.3	3.465	V _{DC}
Operating Limits: BBABS operation VBH VBL FBABS operation VBH (both lines active VBL), VBL < -50 V VBH (all other states) VBL (in active states)			Off-Hook Off-Hook	$\begin{array}{c} -(\text{VSW} + (2 * \text{VBL}) - 2\text{V}) \\ -40 \ \text{V}_{\text{DC}} \text{ to } -25 \ \text{V}_{\text{DC}} \end{array}$ -150 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			V _{DC}
Line Current:	BBABS operation FBABS operation	ILA		18 18	25 25	30 45	mA
Ringing Voltage:	BBABS operation FBABS operation	V _{RING}	5REN		50	60 70	V _{RMS}
Two-Wire Return Loss Longitudinal Balance Device Power Dissipation, Continuous Junction to Ambient Thermal Resistance		RL	200 to 3400 Hz		30		dB
			1 kHz		58		dB
		P _{D(max)}	T _A = 85°C		2		W
		θ_{JA}			27		°C/W

Device Power Consumption (Typical)	Symbol	Test Conditions	BBABS	FBABS	Power	Unit
Shutdown		Switchers off	5	5	Per Channel Both Channels	mW
Disconnect			25	25		
Low Power Idle Mode		On-Hook	47	52		
Idle	PD	On-Hook	99	116		
Active		Off-Hook, 300 Ω, ILA = 25 mA	520	658		
1 line Active, 1 line Ringing		50 V _{RMS} , 5REN	1523	1506		

Device Pinout

Package Drawings RINGD2 RINGD1 RSVD RSVD VBH RSVD TIPD1 RSVD RSVD VBL1 RSVD TIPD2 RSVD VBL2 A 8.00 .40±0.10 B ⊕ 0.10 (C A B 56 55 54 53 52 51 50 49 48 47 46 45 44 43 RSN1 RSN2 42 ⊕ 0.10 M C A B AVDD 41 🔲 AVDD 2 PIN 1 AREA U U U U U U RTV1 3 40 🔲 RTV2 VREF 4 39 🔲 IREF IHL1 5 38 🔲 IHL2 40±0. TAC1 6 37 🔲 TAC2 DETAIL RAC1 36 🔲 RAC2 7 Exposed Ground Pad 2X 0.15 C TDC1 35 TDC2 8 RDC1 34 🔲 RDC2 9 2X 0.15 C REF LFC1 33 🔲 LFC2 10 32 🔲 -0.21 SWVSY 11 SWVSZ SWCMPY 12 31 🔲 SWCMPZ ł SWISY 13 30 🔲 SWISZ CO.08C 0.02+0.03 I/O21 / VS1 14 29 🔲 I/O22 / VS2 14 - - - - 2 15 16 17 18 19 20 21 22 23 24 25 26 27 28 0.90±0.10-VO1, VDDSW DVDD SWOUTZ SSYNC ZSYNC ZMSO ZONSI ZCLK VDDHV2 VDDHV2 RSVD RSVD

Related Collateral

- Le9662 Shared Battery Dual miSLIC[™] Line Circuit Preliminary Data Sheet, Document ID# 146852
- Le9672 Tracking Battery Dual miSLIC™ Line Circuit Preliminary Data Sheet, Document ID# 146853